In one embodiment, sequential bipolar pulse stimulation may be provided to an area of a living body via one or more electrode leads applied to the area via a FES device comprising a current pulse generating circuit comprising output nodes for operative Inventors: Milos R. MHz with optimization could be achieved. The frequency of c ti. Filed: June 10, Peng, A. The system of claim 1 wherein one of several pre-defined discrete values of relative phase shifts is assigned to each energy source, depending on its state of charge. Figure 9 shows a flexible dual-mode look-up table based digital compensator.
Aleksandar Prodic Patent Inventor
USPTO patent applications submitted by and patents granted to Aleksandar Prodic. USPTO patent applications submitted by and patents granted to ALEKSANDER PRODIC. List of recent Aleksandar Prodic patent applications.
A block diagram of the controller is given in Fig.
Digital signal processor architecture optimized for controlling switched mode power supply. The main drawback of such a system is that the balancing becomes too slow for the energy transfer between cells having similar output voltages.
The introduced topology, here referred to as an "assisting converter" architecture, is shown in Fig. It comprises sixteen positive edge triggered D flip-flops and two 4-to-l multiplexers.
The control signals have phase relationships which bring about for example a draw of current from one or another of the cells, or a pumping of current into one or another of the cells, and which bring about a charging-up of capacitor or a drawing-down of capacitor
Video: Aleksandar prodic patents for dummies Patenting Information Technologies
Box by Dragan Maksimovic, Benjamin James Patella and Aleksandar Prodic; and a. Patent citations.
WOA1 Assisting converter Google Patents
A mode selection logic of the controller selects one of the operation modes depending on desired operating conditions.
The voltage at is attenuated attenuator yielding an output voltage HV out t which is converted into its digital equivalent with an analog-to-digital converter ADC yielding signal H vout [n].
Prodic, A. The output voltage is either sampled at a frequency lower than the switching frequency undersampled or sampled at the switching rate.
The controller enters into the dynamic mode when the hysteretic logic recognizes an absolute error larger than 3. The reduction in processing power also makes design of a highly efficient assisting converter simpler.